

Model - based HPLAS (Yotov et al.)

Basic idea: Use more hardware parameters than ATLAS and use models to predict mini-MMM parameters.

Additional hardware parameters: C_1 = L1 cache size
 B_1 = cache block size
 L_x = fl. point latency

Note: I work with ijk loop order, the paper with jik
(reason: in class we work with C, ATLAS with Fortran)

1.) Estimate N_B

Assume cache is fully associative, refine model in steps
idea: working set has to fit in cache

mini-MMM:

$$\begin{array}{c} \text{outermost} \\ \text{loop} \end{array} \rightarrow i \downarrow \boxed{a} \cdot \boxed{b} = \boxed{c} \quad \left. \begin{array}{c} \xrightarrow{j} \\ \end{array} \right\} N_B$$

a.) easy bound: working set = $3N_B^2$
 $\Rightarrow 3N_B^2 \leq C_1$

b.) closer analysis

$$N_B^2 + N_B + 1 \leq C_1$$

$\uparrow$ $\uparrow$ $\nwarrow$
 B row of a element of c

c.) take into account cache block size, i.e.,
units are cache blocks now

$$\left\lceil \frac{N_B^2}{B_1} \right\rceil + \left\lceil \frac{N_B}{B_1} \right\rceil + 1 \leq \frac{C_1}{B_1}$$

d.) take into account LRU replacement

build a history of array elements being touched

$$i=0 \quad \begin{array}{|c|} \hline \text{---} \\ \hline \end{array} \begin{array}{|c|} \hline | \\ \hline \end{array} = \begin{array}{|c|} \hline x \\ \hline \end{array}$$

j

$i=0$:

$$\begin{array}{ccccccc} a_{00} & b_{00} & \dots & a_{0N_B-1} & b_{N_B-1,0} & c_{00} & (j=0) \\ a_{00} & b_{01} & \dots & a_{0N_B-1} & b_{N_B-1,1} & c_{01} & (j=1) \\ \dots & \dots & \dots & \dots & \dots & \dots & \dots \\ a_{00} & b_{0N_B-1} & \dots & a_{0N_B-1} & b_{N_B-1,N_B-1} & c_{0N_B-1} & (j=N_B-1) \end{array}$$

corresponding history:

$$\begin{array}{ccc} b_{00} & \dots & b_{N_B-1,0} & c_{00} \\ b_{01} & \dots & b_{N_B-1,1} & c_{01} \\ \dots & \dots & \dots & \dots \end{array}$$

$$a_{00} b_{0N_B-1} \quad a_{0N_B-1} b_{N_B-1,N_B-1} \quad c_{0N_B-1}$$

observations:

- all of b , starting with b_{00} , has to be in cache for $i=1$
- When $i=1$, row 1 of a will not cleanly replace row 0 of a .
- When $i=1$, element of c will not cleanly replace the previous elements of c .

$\Rightarrow$ This has to fit:

entire b

2 rows of a (here: a_{0*}, a_{1*})

1 row of c (here: c_{0*})

1 element of c (here: $c_{1,0}$)

$$\text{Result: } \left\lceil \frac{N_B^2}{B_1} \right\rceil + 3 \left\lceil \frac{N_B}{B_1} \right\rceil + 1 \leq \frac{C_1}{B_1}$$

e.) take into account register filling

$$\left\lceil \frac{N_B^2}{B_1} \right\rceil + 3 \left\lceil \frac{N_B \pi_n}{B_1} \right\rceil + \left\lceil \frac{\pi_n \mu_n}{B_1} \right\rceil \leq \frac{C_1}{B_1}$$

f.) shrink N_B so $\pi_n, \mu_n / N_B$ (avoids clean-up code)

2.) Estimate M_u, N_u

micro-MMM: $M_u \begin{bmatrix} 1 \\ a \end{bmatrix} \begin{bmatrix} N_u \\ b \end{bmatrix} = \begin{bmatrix} N_u \\ c \end{bmatrix}$

a.) since scalar replacement loads entire ^{column} ~~row~~ of a , ~~column~~ row of b and c is reused:

$$M_u N_u + M_u + N_u \leq N_R$$

b.) after sketching, L_S more registers are needed

$$M_u N_u + M_u + N_u + L_S \leq N_R$$

- solve assuming $M_u = N_u$, but both have to be at least 1

- adjust (increase) N_u if possible

So roughly, $M_u \approx N_u$ (will perform poorly on Intel, more later)

3.) Estimate L_S

mul,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

add,

$$\Rightarrow L_S = \left\lceil \frac{L_x + 1}{2} \right\rceil$$

$2(L_S - 1)$ instructions in between

4.) Estimate K_u

Choose such that loop body fits into 1-cache

Make sure $K_u \mid N_B$ (avoid clean-up code)

In most cases: $K_u = N_B$.